Abstract: This letter presents a buck converter for the dynamic voltage scaling systems where the supply voltage is dynamically adjusted to the minimum value required by the applications. A voltage controlled delay line based PWM controller is designed to simplify the structure for the purpose of energy saving. In order to speed up the transient response, the pseudo-continuous conduction mode and the pulse division technique are used. When the switching frequency f is 800 kHz and the input voltage is 3.3 V, the output voltage of the converter is dynamically modulated from 1.7 V to 2.8 V according to a changeable reference clock f ref from 70 MHz to 140 MHz. A fast transient response of 5.27 μs for a step voltage change from standby to the maximum operation is obtained. The output voltage ripple is less than 2 mV.
Introduction
With the development of system on a chip (SoC), microprocessor systems are found in a variety of portable electronic devices and equipments, where the dynamic voltage scaling (DVS) is applied to reduce energy consumptions by varying the system supply voltages according to the desired speeds. Adaptive DC-DC converter is a key component in the implementations of DVS. It presents new challenges to the design of DC-DC converters to satisfy the requirements of high efficiency, good static and dynamic regulation over a wide output range. Low voltage tracking time and low output voltage ripple are two primary objectives. Tracking time of the order of 10 μs or shorter is preferred [1] , which is much faster than that of most existing DC-DC converters. Besides this, the control loop design requires a careful compromise among the loop stability, dynamic response and low output voltage ripple [2, 3] . In order to achieve the multi-function from the programmability, [4] reported a digital PWM converter. The digital circuits usually are implemented with analogto-digital converters (ADCs) and microprocessors, resulting much higher size and cost than the analog implementation, therefore, are not suitable for the portable applications.
In this work, a delay line based dynamic buck converter is designed. This converter can be modulated by an external clock ranged from 70 MHz to 140 MHz, which allowing the DVS system to adjust the digital core's power supply dynamically. The proposed converter yields the low output ripples by performing the pulse division scheme and improves the transient response by working on the pseudo-continuous conduction mode (PCCM) [6] . The significant transient response time of up to 60% can be decreased and the voltage ripples are reduced by 90% when compared to the conventional DC-DC converter. It is easy to be implemented and well suited to supply the next generation VLSI chips for DVS applications. The performance features of the dynamic DC-DC converter are discussed in section 2. In section 3, the details of circuit implementation are introduced. Finally, the simulation results are presented in section 4 followed by conclusions in section 5.
Performance features of the dynamic DC-DC converters
The dynamic converters have some special features that differ from those of static converters. The dynamic converters have to deal with a much wider range of voltages. In addition, the dynamic converters must change the output voltage at a high rate approaching several volts per microsecond with high efficiency.
If a linear regulator tracking an output excursion from V 1 to V 2 is considered, the change in energy on bypass capacitor C is: [3] 
Since tracking dissipation increases with the increased energy handling, according to Eq. (1), the value of output bypass capacitor should be minimized.
Tracking time is limited by the LC output filter. The time constant τ LC is
To minimize the tracking time, small valued output filter elements are desired.
Output voltage ripple causes increased energy dissipation in the DVS system. For PWM operation, the magnitude of output voltage ripple ΔV is
Where f is the switching frequency, V out is the output voltage and V in is the input voltage. ΔV scales inversely with LC.
Based on the previously mentioned discussions, for the smaller values of L and C, the converter is a better tracking system with less tracking energy and tracking time. On the other hand, for the larger values of L and C, the converter is a better regulator with improved conversion efficiency and reduced output ripple. An optimal converter for DVS systems can be achieved by modifying the filter inductor and capacitor. However, this method is limited by the constraints from the conflicting static and dynamic requirements for the output filter. Regardless of optimization of output filter, we use some special techniques in this work to significantly reduce the voltage ripples and improve the transient response. It allows optimizing the power stage efficiency for the dc operation with less concern of dynamic performance.
Architecture and principle of the new dynamic converter
The simplified system block diagram of the new buck converter is shown in Fig. 1 (a) . It consists of power stage, PWM generator, PCCM decision circuit, pulse division circuit, driver and low-pass output filter. A freewheel switch M S is added across the inductor to make the converter operate in the PCCM [6] . The proposed buck converter uses an external reference frequency f ref to determine the output voltage V out , where f ref is the desired clock frequency by a DVS microprocessor system. Voltage controlled delay (VCD) line is used to detect the errors of the output voltage and control the duty ratios of the switches in the power stage. The switching behavior of power switch M P is determined by voltage signal V CP . The PCCM decision circuit generates two control signals (V ES and V CN ) to control M S and M N , respectively. The duty ratio of the converter is modulated by V pulse which is generated by the pulse division circuit to further lower the output voltage 
VCD based PWM controller
VCD line has been used in A/D converter due to its simplicity and low power consumptions. In this work, we use it to construct a simple PWM controller, as shown in Fig. 1 (b) [5] . The clock frequency is the reference input of the delay line and the regulated output voltage is the supply voltage of the delay line. The characteristics of the VCD controller are strongly influenced by the voltage-dependent propagation delay of a standard CMOS gate. The delay time t d scales with the delay line supply voltage (i.e. the output voltage V out of the converter) and the length of the delay line, which can be described as: [5] 
Where V th is the threshold voltage of the transistors, n is the number of stages in the delay line and K is a constant process parameter. t d increases as V out decreases.
The output voltage V out can be regulated by f ref .
Higher frequency results in a longer duty ratio, while low frequency results in a shorter one. The output of the D flip-flop provides the PWM control signal to drive the power switches of the synchronous buck converter.
Freewheel switching and PCCM
The PCCM is used to further increase the transient response. An additional switch M S (named freewheel switch) is added across the inductor in the power stage of the converter. In the PCCM, every switching cycle is divided into three parts: The operation of this kind of buck converter is similar to a traditional discontinues conduct mode (DCM). The best advantage of this structure is that the inductor current I L is equivalent to reset to zero. Therefore, it achieves a larger loop-gain bandwidth and has a much faster transient response. Fig. 1 (c) shows inductor current waveforms in three different operation modes [6] . PCCM has much lower inductor current ripple ΔI LPCCM compared to DCM, thus the voltage ripples could be further reduced.
Implementation of the pulse division technique
Pulse division control algorithm is based on the presence and absence of power pulses. The on stage period is separated into a few discrete short periods by a pulse division signal V pulse . As a result, the modulated switching waveform charge and discharge the inductor in several steps. The whole charging process completes during a few pulses instead of one single period, as shown in Fig. 1 (d) [5] . Thus the inductor peak current is reduced, and therefore the overcharging is avoided. According to Eq. (3), the voltage ripple ΔV is reduced because of the smaller inductor peak current. However, since a longer charging period is required to deliver enough energy to the load, this technique prolongs the transient response time. It could be modified in an adaptive way, i.e., in the steady mode, pulse division is enabled to give slow charging and small ripple, however, in the transient mode, pulse division is disabled and controller gives large charging current to enhanced transient response.
Simulation results
The design is implemented by Chrt 0.18 μm 1P6M CMOS technology. The closed loop prototype is simulated for the buck converter with input voltage of 3.3 V and switching frequency of 800 kHz. A wide regulated output voltage range from 1.7 V to 2.8 V over a reference clock from 70 MHz to 140 MHz is obtained. 42 stages are employed in the delay line. The filter inductor L = 2.5 μH. The output capacitance C load = 3.5 μF and the load resistance is 6 Ω.
Four buck converters are compared. Converter A is a conventional delay line controller without PCCM and pulse division technique. Based on the 
Conclusion
This work presents a hardware design of a PWM controller for DVS capable on-chip DC-DC dynamic converter. A delay line based PWM controller with a frequency reference input is proposed and implemented to meet the dynamic variation in the output voltage of the DVS system. For the low output voltage ripples and fast transient response speed, an adaptive pulse division technique and PCCM are used. Cadence Spectre simulation results show that the novel buck converter keeps its ripple below 2 mV and transient response within 10 μs. Compared to the traditional delay line converter without pulse division and PCCM, the response time is reduced by 60% and the output ripple is reduced by 90%. It is well suitable for the power management implementations of DVS.
